



EFFICIENT ARCHITECTURE TO ENHANCE 32-BIT PIPELINED PROCESSOR

Praveen Pilla, MD Khwaja Muinuddin Chisti, Koteswaraonaik R

Department of Electronics and Communication Engineering
 praveen06889@gmail.com, chist09@gmail.com, kotimal@gmail.com

Abstract— This paper deals with reduced hardware for eliminating branch penalty cycles in pipelined processor. Generally control hazard causes a greater performance loss in pipelined processor such as MIPS. Here we present improved pipelined processor architecture as well as eliminating branch and jump penalty. In the proposed architecture the number of multiplexers and adders were reduced compared to previously implemented architecture. The proposed architecture is implemented in Xilinx 10.1 tool using Verilog.

Index Terms— Branch address, Branch penalty, Control hazard, Dual port memory, Verilog

I. INTRODUCTION

Now a days Integrated Circuits (ICs), is becoming increasingly important as designs become more and more complicated. It is important to achieve a high level of reliability with minimum cost and time. The recent trend shows the RISC processors is clearly outsmarting the earlier CISC processor architectures. The reasons have been the advantages, such as its simple, flexible and fixed instruction format and hardwired control logic, which paves for higher clock speed, by eliminating the need for microprogramming. The combined advantages of high speed, low power, area efficient and operation-specific design possibilities have made the RISC processor ubiquitous.

RISC processor supports Pipelining design to increase the performance. For efficient pipelining implementation the following tasks concerned: Use multi-cycle methodologies to reduce the amount of computation in a single cycle. The Shorter computations per cycle allows for faster clock cycles. Overlapping instructions allows all components of a processor to be operating on a different instruction. Throughput is increased by having instructions complete, more frequently. In general, five stages pipelining includes Instruction Fetch(IF), Instruction Decode(ID), Execution(EX), Memory(MEM), and Write Back(WB) [1,3]. In addition to these stages, each stage is separated by special registers called pipeline registers. The purpose of these registers is

to separate the each stage of the instructions so that there is no conflicting data due to multiple instructions being executed simultaneously. These pipeline registers are named after the stage that they are placed in-between: IF/ID Register, ID/EX Register, EX/MEM Register, and MEM/WB Register.

Cycles	i	i+1	i+2	i+3	i+4	i+5	i+6	i+7	i+8
i	IF	ID	EX	MEM	WB				
i+1		IF	ID	EX	MEM	WB			
i+2			IF	ID	EX	MEM	WB		
i+3				IF	ID	EX	MEM	WB	
i+4					IF	ID	EX	MEM	WB

Fig. 1: Process of pipelining.

The pipeline execution process is shown in Fig. 1. For every clock cycle an instruction is fetched. During this pipeline process hazards are produced such as structural hazard, data hazard and control hazard.

Structural hazard occurs when the hardware cannot support the combination of instructions that are set to execute in the given clock cycle. Data hazard occurs when the data that is needed to execute the instruction is not yet available.

Control hazard occurs when the instruction that was fetched is NOT the one that is needed; that is, the flow of instruction addresses is not what the pipeline expected. Control hazard also called as branch hazard which complicates the flow of instructions into the pipeline that depends on the condition whether a branch to be taken or not taken. If a branch is not taken, the flow of control is unchanged and the next instruction to be executed is the instruction immediately following the current instruction in memory; if a branch is taken, the next instruction to be executed is the branch destination instruction. While executing a branch instruction, processor needs to calculate the branch's destination address. To calculate the branch address there is wastage of at least one clock cycle.



Fig. 6: Simulation results of proposed architecture.

III. SYNTHESIS REPORT

The proposed architecture and previous architecture are synthesized using Xilinx 10.1. The synthesis report of proposed architecture and previous architecture [4] are shown in Fig. 7 and Fig. 8 respectively. Here we considered instruction memory to have 512 memory locations. From the synthesis report it is concluded that number adders were reduced significantly.

Advanced HDL Synthesis Report

```
Macro Statistics
# Multipliers                : 1
16x16-bit multiplier         : 1
# Adders/Subtractors         : 4
32-bit adder                 : 3
32-bit subtractor           : 1
# Counters                   : 1
32-bit up counter           : 1
# Registers                  : 2112
Flip-Flops                   : 2112
# Latches                    : 1
4-bit latch                  : 1
# Comparators                : 7
32-bit comparator equal      : 1
5-bit comparator equal       : 6
# Multiplexers               : 5
32-bit 32-to-1 multiplexer   : 3
32-bit 4-to-1 multiplexer    : 2
```

Fig. 7: Synthesis report for proposed Architecture

Advanced HDL Synthesis Report

```
Macro Statistics
# Multipliers                : 1
16x16-bit multiplier         : 1
# Adders/Subtractors         : 14
32-bit adder                 : 9
32-bit subtractor           : 5
# Counters                   : 1
32-bit up counter           : 1
# Registers                  : 2112
Flip-Flops                   : 2112
# Latches                    : 1
4-bit latch                  : 1
# Comparators                : 7
32-bit comparator equal      : 1
5-bit comparator equal       : 6
# Multiplexers               : 6
16-bit 4-to-1 multiplexer    : 1
32-bit 32-to-1 multiplexer   : 3
32-bit 4-to-1 multiplexer    : 2
```

Fig.8: Synthesis report for previous Architecture



The numbers of adders used in previous architecture were fourteen where as in proposed architecture the number of adders was three. The numbers of multiplexers used in previous architecture were six where as in proposed architecture the number of multiplexers was five.

IV. CONCLUSION

In this paper the proposed modified architecture reduces the hardware requirements such as adders and multiplexers without compromising the performance by eliminate the branch penalty. Simulation and synthesis results of proposed architectures were produced in Xilinx 10.1 tool using Verilog HDL.

REFERENCES

- [1] Anjana R & Krunal Gandhi," VHDL Implementation of a MIPS RISC Processor," International Journal of Advanced Research in Computer Science and Software Engineering, Volume 2, Issue 8, August 2012.
- [2] C. Perleberg and A. J. Smith, Branch Target Buffer Design and Optimization, IEEE Trans. Computers, volume 42, p. 396-412, 1993.
- [3] David A. Patterson, and John L Hennessy. 2006,Computer Architecture A Quantitative Approach, 4th Edition;.
- [4] Md. Raqibul Hasan, M. Sohel Rahman, Masud Hasan, Md. Mahmudul Hasan, M. Ameer Ali, "An Improved Pipelined Processor Architecture Eliminating Branch and Jump Penalty," Second International Conference on Computer Engineering and Applications, 2010.
- [5] G. Kane, MIPS RISC Architecture, Prentice Hall, 1989
- [6] S. McFarling, J. Hennesey Reducing the cost of branches, Proceedings of the 13th annual international symposium on Computer architecture (ISCA '86) Pages: 396 – 403.